

Amendments To The Specification

Please replace the paragraph beginning on page 10, line 3, of the original Application with the following paragraph:

“The timed clock control distribution network 270 (TCCDN) receives ~~[[train pulses]]~~ pulse trains via a multiplexer 255 (MUX). The MUX 255 mixes and aligns the pulse trains from the PTG 250. The purpose of the TCCDN 270 is to fan-out the pulse trains to the local clock buffers 290, delivering the pulse trains at precisely the same moment to each individual LCB 290. Without this distribution network 270, the clocking signal and the pulse trains arrive out of sequence and at random, corrupting the processor data in processor 101.”

Please replace the paragraph beginning on page 10, line 12, of the original Application with the following paragraph:

“Typically, the primary processor clock 120 is divided into a plurality of clocking power outputs, driving a multitude of devices. The outputs can be turned off ~~[[severally]]~~ separately or jointly by a plurality of hardware interrupts. It is generally understood by those of skill in the art that the system 200 represented here can contain a plurality of parallel circuits driven by these clocking power outputs, and acted on dependently by the clocking power output of clock 120.”

Please replace the paragraph beginning on page 14, line 27, of the original Application with the following paragraph:

“The pulse train select at generator 250 issues a pulse train when the SMRC 260 has made a selection from a comparison of the passed delays ~~waiting at the delay cache 245~~ to a constant ‘high’ pulse train. The constant high pulse train always indicates an effective clocking power stop

ATTORNEY DOCKET NO.
AUS920030508US1 (IBM 2749000)

PATENT APPLICATION
SERIAL NO. 10/601,375

condition. The constant low pulse train always indicates a 'full clocking power' to processor 101 condition."